





Harold's Circuits: Flip-Flops

Cheat Sheet




4 March 2025

S-R Flip-Flop (Edge-Triggered)																						
Style	NAND-NAND	AND-NOR																				
Circuit																						
Symbol	 (a) positive edge-triggered (b) negative edge-triggered																					
Truth Table	<table><tr><th>S</th><th>R</th><th>Q_{next}</th><th>Action</th></tr><tr><td>0</td><td>0</td><td>Q</td><td>No change, Hold</td></tr><tr><td>0</td><td>1</td><td>0</td><td>Reset (Q → 0)</td></tr><tr><td>1</td><td>0</td><td>1</td><td>Set (Q → 1)</td></tr><tr><td>1</td><td>1</td><td>X</td><td>Invalid, Not allowed</td></tr></table>		S	R	Q _{next}	Action	0	0	Q	No change, Hold	0	1	0	Reset (Q → 0)	1	0	1	Set (Q → 1)	1	1	X	Invalid, Not allowed
S	R	Q _{next}	Action																			
0	0	Q	No change, Hold																			
0	1	0	Reset (Q → 0)																			
1	0	1	Set (Q → 1)																			
1	1	X	Invalid, Not allowed																			
Boolean Equation	$Q_{next} = \bar{R}Q_{prev} + \bar{R}S = \bar{R}(Q_{prev} + S)$																					
Name Origin	SR for Set-Reset																					
Observations	A Flip-Flop is a Latch with 2 AND/NAND gates added for clock input to trigger data flow from left to right																					
Applications	Storing a single bit of data, 1 or 0																					
TTL Chips	74x71, 74Lx74																					


D Flip-Flop (Edge-Triggered)																					
Style	NAND-NAND	AND-NOR																			
Circuit																					
Symbol																					
Truth Table	<table><tr><th colspan="2">Inputs</th><th colspan="2">Outputs</th><th rowspan="2">Action</th></tr><tr><th>D</th><th>CLK</th><th>Q_{next}</th><th>Q'_{next}</th></tr><tr><td>0</td><td>↑</td><td>0</td><td>1</td><td>Reset (Q → 0)</td></tr><tr><td>1</td><td>↑</td><td>1</td><td>0</td><td>Set (Q → 1)</td></tr></table>		Inputs		Outputs		Action	D	CLK	Q _{next}	Q' _{next}	0	↑	0	1	Reset (Q → 0)	1	↑	1	0	Set (Q → 1)
Inputs		Outputs		Action																	
D	CLK	Q _{next}	Q' _{next}																		
0	↑	0	1	Reset (Q → 0)																	
1	↑	1	0	Set (Q → 1)																	
Boolean Equation	$Q_{next} = D$																				
Name Origin	D for <u>D</u> elays, since it delays the signal until the next active clock transition																				
Observations	- Made with S-R flip-flop with input S inverted for input R - Stores a single bit after the edge-triggered clock pulse																				
Applications	- Storing Bits (memory) in a pipeline - Event Detection																				
TTL Chips	74x74, 74x79, 74x171, 74x173																				



J-K Flip-Flop (Edge-Triggered)																																								
Style	NAND-NAND			AND-NOR																																				
Circuit																																								
Symbol																																								
Truth Table	<table><tr><th colspan="3">Inputs</th><th colspan="2">Outputs</th><th rowspan="2">Action</th></tr><tr><th>J</th><th>K</th><th>CLK</th><th>Q_{next}</th><th>Q'_{next}</th></tr><tr><td>0</td><td>0</td><td>↓</td><td>Q</td><td>Q'</td><td>Hold, No change</td></tr><tr><td>0</td><td>1</td><td>↓</td><td>0</td><td>1</td><td>Reset (Q → 0)</td></tr><tr><td>1</td><td>0</td><td>↓</td><td>1</td><td>0</td><td>Set (Q → 1)</td></tr><tr><td>1</td><td>1</td><td>↓</td><td>Q'</td><td>Q</td><td>Toggle, Change (1 → 0)</td></tr></table>					Inputs			Outputs		Action	J	K	CLK	Q _{next}	Q' _{next}	0	0	↓	Q	Q'	Hold, No change	0	1	↓	0	1	Reset (Q → 0)	1	0	↓	1	0	Set (Q → 1)	1	1	↓	Q'	Q	Toggle, Change (1 → 0)
Inputs			Outputs		Action																																			
J	K	CLK	Q _{next}	Q' _{next}																																				
0	0	↓	Q	Q'	Hold, No change																																			
0	1	↓	0	1	Reset (Q → 0)																																			
1	0	↓	1	0	Set (Q → 1)																																			
1	1	↓	Q'	Q	Toggle, Change (1 → 0)																																			
Boolean Equation	$Q_{next} = J\bar{Q}_{prev} + \bar{K}Q_{prev}$																																							
Name Origin	None, other than J and K are adjacent letters in the alphabet																																							
Observations	- Same as S-R flip-flop except 2 feedback lines added - Fixes the invalid 1-1 state																																							
Applications	<u>Frequency Division</u>: If J = K = HIGH, then clock frequency divider ($f/2$) <u>Counting</u>: If cascaded with Q_A wired to JK_B CLK, then Q_A = LSB and Q_B=MSB <u>Sequence Detection</u>: If cascaded with Q_A→J_B and Q'_A→K_B, then tap Q/Q's for 1/0 pattern, then AND for output																																							
TTL Chips	74x68, 74x69, 74x70, 74x73, 74x76, 74x101, 74x102, 74x103, 74x107																																							

T Flip-Flop (Edge-Triggered)																							
Style	NAND-NAND		AND-NOR																				
Circuit																							
Symbol																							
Truth Table	<table><tr><th colspan="2">Inputs</th><th colspan="2">Outputs</th><th rowspan="2">Action</th></tr><tr><th>T</th><th>CLK</th><th>Q_{next}</th><th>Q'_{next}</th></tr><tr><td>0</td><td>↑</td><td>Q</td><td>Q'</td><td>No change, Hold</td></tr><tr><td>1</td><td>↑</td><td>Q'</td><td>Q</td><td>Change, Toggle</td></tr></table>				Inputs		Outputs		Action	T	CLK	Q _{next}	Q' _{next}	0	↑	Q	Q'	No change, Hold	1	↑	Q'	Q	Change, Toggle
Inputs		Outputs		Action																			
T	CLK	Q _{next}	Q' _{next}																				
0	↑	Q	Q'	No change, Hold																			
1	↑	Q'	Q	Change, Toggle																			
Boolean Equation	$Q_{next} = \bar{Q}_{prev}$																						
Name Origin	T for <u>T</u> oggle, since it changes state on the triggering edge of the clock pulse																						
Observations	- Made with J-K flip-flop with input T connected to both J and K - Implements the two middle rows of the J-K flip-flop truth table																						
Applications	<u>Frequency Division</u>: If J = K = HIGH, then clock frequency divider $\left(\frac{f}{2}\right)$																						
TTL Chips	74x374 or use J-K flip-flop chips																						

J-K Flip-Flop Applications	
Frequency Division	If $J = K = \text{HIGH}$, then clock frequency divider $\left(\frac{f}{2}\right)$
HIGH CLK J C K Flip-flop A HIGH J C K Flip-flop B Q_A Q_B CLK Q_A Q_B	
Counting	If cascaded with Q_A wired to JK_B CLK, then $Q_A = \text{LSB}$ and $Q_B = \text{MSB}$
HIGH CLK J C K Flip-flop A Q_A Q_B J C K Flip-flop B 1 2 3 4 5 6 7 8 CLK 0 1 0 1 0 1 0 1 Q_A 0 0 1 1 0 0 1 1 Q_B 0 1 2 3 0 1 2 3 Binary sequence Binary sequence	



Source:

Diagrams came from “ECPI University EET 230 – Digital Systems II”, Wikipedia, and Google images.